

**Paper 7, TDC Part-3**  
**Discussion of some questions of 2018**  
**Lecture - 2**

**By:**

**Mayank Mausam**

**Assistant Professor (Guest Faculty)**

**Department of Electronics**

**L.S. College, BRA Bihar University,**

**Muzaffarpur, Bihar**

## Discussion of 2018 Questions

Q5 What is multiplexer? Design 32:1 multiplexer using two 16:1 multiplexer and one OR gate.

Soln: Multiplexer is a special type of digital (logic) circuit that gates one out of several inputs<sup>(n)</sup> to its single output. The input selected is controlled by a set of select inputs. For selecting one out of  $n$  inputs for connection to the output, a set of  $m$  select inputs is required where  $2^m = n$ . Depending upon the digital code applied at the select inputs



## Discussion of 2018 Questions

out of  $n$  data sources is selected and transmitted to a single output channel


Normally, a strobe (enable) input is incorporated which helps in cascading and it is generally active-low, which means ~~at the~~ ~~the~~ output selected input will present at output line when enable is low.

Depending on the no. of input lines, various size of multiplexers such as 2:1, 4:1, 8:1, 16:1 and so on multiplexers are available



# Discussion of 2018 Questions

Size of multiplexers are commercially available 16:1 and so on. Multiplexers are commercially available. Fig(1) below shows multiplexer with  $n$ -input lines with  $m$ -select lines and one output line.



Fig(1) Block Diagram of Digital Multiplexer



## Discussion of 2018 Questions

The output  $Y$  is given by

$$Y = C_n [\bar{S}_{m-1} \bar{S}_{m-2} \dots \bar{S}_1 \bar{S}_0 \cdot I_0 + \bar{S}_{m-1} \bar{S}_{m-2} \dots \bar{S}_1 \bar{S}_0 \cdot I_1 + \dots + \bar{S}_{m-1} \bar{S}_{m-2} \dots \bar{S}_1 \bar{S}_0 \cdot I_{n-2} + \bar{S}_{m-1} \bar{S}_{m-2} \dots \bar{S}_1 \bar{S}_0 \cdot I_{n-1}] \quad (i)$$

Similarly we can write equation for output of any type of multiplexer i.e. multiplexer with any number of output.

The truth table for multiplexer can also be written which can tell us operation of



## Discussion of 2018 Questions

The truth table for multiplexer can also be written which can tell us operation of multiplexer.

Let us consider a ~~an~~ 8:1 multiplexer. A 8:1 multiplexer will have 8 inputs line, 3 select lines, one enable (active low) and one output line.

The Output  $Y$  of 8:1 multiplexer can be written as.

$$Y = \bar{S}_2 \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_2 \bar{S}_1 S_0 I_1 + \bar{S}_2 S_1 \bar{S}_0 I_2 + \bar{S}_2 S_1 S_0 I_3 + S_2 \bar{S}_1 \bar{S}_0 I_4 + S_2 \bar{S}_1 S_0 I_5 + S_2 S_1 \bar{S}_0 I_6 + S_2 S_1 S_0 I_7$$



## Discussion of 2018 Questions

Enable Input	Select Inputs			Output (Y)
$G$	$S_2$	$S_1$	$S_0$	
0	0	0	0	$I_0$
0	0	0	1	$I_1$
0	0	1	0	$I_2$
0	0	1	1	$I_3$
0	1	0	0	$I_4$
0	1	0	1	$I_5$
0	1	1	0	$I_6$
0	1	1	1	$I_7$
1	x	x	x	0

Truth Table for 8:1 multiplexer.



## Discussion of 2018 Questions

A 32:1 multiplexer can be designed using 16:1, since 16:1 multiplexer is the largest available ICs. Therefore to meet the ~~larger~~ input 32:1 multiplexer, we use enable input and multiplexer stacks are designed.

A 32:1 multiplexer will have 32 input lines, 5 select lines & 1 output line. Fig 2 shows the design of 32:1 multiplexer using 2 <sup>nos. of</sup> 16:1 multiplexer and 1 OR-Gate.

The lower order 16 data input lines ( $I_0 - I_{15}$ ) are applied at data input terminals of the multiplexer  $M_1$  and the higher order <sup>16</sup> data i/p's




## Discussion of 2018 Questions

lines ( $I_{16} - I_{31}$ ) are applied at the data i/p terminals of the multiplexer  $M_2$ . For a 5-select inputs are A, B, C, D, E. The most significant input bit A is applied at  $G_1$  and  $\bar{A}$  is applied at  $G_2$ . B, C, D, & E are connected to  $S_3, S_2, S_1$  and  $S_0$  inputs of both the multiplexers. The o/p Y of the 32:1 multiplexer is obtained by using an OR gate.

When  $A=0$ , the Multiplexer  $M_1$  is enabled while  $M_2$  is disabled. When  $A=1$ ,  $M_2$  enabled and  $M_1$  is disabled. Remaining select input B, C, D & E will select one of the Input line of  $M_1$  &  $M_2$ .



# Discussion of 2018 Questions



REDMI NOTE 8 PRO  
AI QUAD CAMERA



## Discussion of 2018 Questions

Q7 Minimize the following logic function, using K-Map and realize the minimised function using NAND gates.

$$f(A, B, C, D) = \sum m(1, 3, 5, 8, 9, 11, 15) + d(2, 13)$$

Soln:- The given logic function is a 4-variable function so the K-Map used to simplify this logic function will be given by have 16 cells.

$$f(A, B, C, D) = \sum m(1, 3, 5, 8, 9, 11, 15) + d(2, 13)$$



## Discussion of 2018 Questions

minimized function can be given by,


$$f(A, B, C, D) = AD + BD + CD + A\bar{B}\bar{C}$$

Realization of  $f(A, B, C, D)$  using NAND gates is as




## Discussion of 2018 Questions

$$f(A,B,C,D) = \overline{AD} + \overline{BD} + \overline{CD} + A\overline{B}\overline{C}$$
$$= \overline{AD} \cdot \overline{BD} \cdot \overline{CD} \cdot A\overline{B}\overline{C}$$





## Discussion of 2018 Questions



Realization of  $f(A, B, C, D) = \sum m(3, 5, 8, 9, 11, 15)$

$+ d(2, 13)$

in minimized form  $\overline{AD \cdot BD \cdot \bar{C}D \cdot A\bar{B}\bar{C}}$

NAND gates only



# Combinational Logic Design

Refer book- Modern Digital Electronics by RP Jain.

***Thank You***