

Paper 7, TDC Part-3
Chapter– 4, Combinational Logic Design
Lecture - 2

By:

Mayank Mausam

Assistant Professor (Guest Faculty)

Department of Electronics

L.S. College, BRA Bihar University,

Muzaffarpur, Bihar

Combinational Logic Design

Example 5-1 Given Function $Y = (A + BC)(B + \bar{C}A)$

(a) Design a circuit using gates to realise this function Y .

(b) Find out whether it is possible to design the circuit with only one type of gates (NAND or NOR). If yes design the circuit.

(c) Find out whether it is possible to simplify this equation. If yes, simplify it.

Combinational Logic Design


(d) Now design the circuit using the simplified expression obtained in part (c).

(e) Compare the circuits obtained in parts (a), (b) and (d) from the point of view of number of gates, number of inputs for the gates, types of gates and propagation delay.

Soln:-

$$Y = (A + Bc)(B + \bar{C}A)$$

Combinational Logic Design



Logic Circuits for the Realisation of Functions

The above ^{logic} circuits design requires 1 NOT Gate (Inverter), two 2-input OR Gate and three 2-input AND Gate.

Combinational Logic Design

(b)(i) Design of function using only gate that is either through NAND gate or NOR gate.

To design using NAND gate, we write the function Y in the SOP form.

$$\begin{aligned} Y &= (A + BC)(B + A\bar{C}) \\ &= A \cdot B + A \cdot A\bar{C} + BC \cdot B + B \cdot A\bar{C} \\ &= AB + A\bar{C} + BC + 0 \end{aligned}$$

$$A \cdot A = A$$

$$B \cdot B = B$$

$$C \cdot \bar{C} = 0$$

$$Y = AB + A\bar{C} + BC$$

Combinational Logic Design


Now write function Y in complemented form i.e.

$$Y = \overline{\overline{AB + \cancel{A}\bar{C} + BC}}$$

$$Y = \overline{AB} \cdot \overline{A\bar{C}} \cdot \overline{BC}$$

Now function Y can be realised using NAND gate only as shown below.

Combinational Logic Design



b(ii) Design of function Y using NOR gate only.

To design using NOR gate only we write the function Y in the POS form.

$$Y = (A + B\overline{C}) (B + A\overline{C}) \\ = (A + B)(A + C)(B + A)(B + \overline{C})$$

Applying Theorem $(A + B\overline{C}) = (A + B)(A + \overline{C})$

Combinational Logic Design

$$\text{or } Y = (A+B)(A+C)(B+\bar{C})$$


Applying Theorem $A \cdot A = A$

Now ~~take~~ writing Y as $\overline{\overline{Y}}$

$$Y = \overline{\overline{Y}} = \overline{(A+B)(A+C)(B+\bar{C})}$$

$$Y = \overline{(A+B)} + \overline{(A+C)} + \overline{(B+\bar{C})}$$

Combinational Logic Design



Combinational Logic Design

Hence if we can express the expression in the SOP form we can always design the circuit using only one type of gates i.e. "NAND" gate, and if we can express the expression in the POS form we can always design the circuit using only one type of gates i.e. "NOR" gate.

$$\begin{aligned} \text{c) (i)} \quad Y &= (A + BC)(B + \bar{C}A) \\ &= AB + A\bar{C} + BC + \underbrace{BC\bar{C}A}_0 \\ &= AB + A\bar{C} + BC \\ &= A\bar{C} + BC \end{aligned}$$

as per theorem (A)

Combinational Logic Design

So it is possible to simplify this equation.

$$\begin{aligned} \text{(a) (i)} \quad Y &= (A+BC)(B+\bar{C}A) \\ &= (A+B)(A+C)(A+B)(B+\bar{C}) \\ &= (A+B)(A+C)(B+\bar{C}) \\ &= (A+C)(B+\bar{C}) \quad \text{as per Theorem} \end{aligned}$$


————— (B)

So it is possible to simply and reduce this equation is SOP and POS ~~form~~ form.

d) Realisation of eqn. A & eqn. B is shown in figure next page.

Combinational Logic Design


$$Y = BC + A\bar{C}$$



Realization of $Y = BC + A\bar{C}$

$$Y = (A + C)(B + \bar{C})$$

Combinational Logic Design



Realization of $Y = (A + C)(B + \bar{C})$

(c) Table 1(a) list the gates requirements of part (a), (b) & (d)

Part (a)	Part (b)	Part (d)
	NAND-NAND	NOR-NOR
1, Not Gate	4, 2 i/p &	4, 2 i/p &
2, 2 i/p OR Gates	1, 3 i/p NAND AND Gates	1, 3 i/p NOR Gate
3, 2 i/p AND Gates		For SOP -
		1 NOT Gate
		2 AND Gates
		1 OR Gate

Combinational Logic Design

For POS -

1. NOT Gate,
2. OR Gates 4
1. AND Gate

The realisation of part (a) needs maximum number of gates and also it is 3-level realization which leads to increase in propagation delay, so it decrease the speed of operation.

Realization of part (b) i.e. using either NAND gates or NOR gates only is very convenient because a number of similar gates are available in same IC's.

Combinational Logic Design

Beta Realization of part (d) uses less number of gates due to simplification of the ~~output~~ function, this reduces the circuit cost as well as complexity of the circuit.

We notice that in the SOP form and the POS form of function Y , all the individual terms do not involve all the 3 literals. If each term in SOP and POS forms contains all the literals

Combinational Logic Design

then these are known as canonical SOP and POS respectively. Each individual term in canonical SOP form is called as minterm and in canonical POS form as maxterm.

SOP form can be converted to canonical SOP by ANDing the terms in the expression, with terms formed by ORing the variable and its complement which are not present in that term.

Combinational Logic Design

Similarly, POS form can be converted to canonical POS by ORing the terms in the expression with terms formed by ANDing the variable and its complement which are not present in that term.

We will the conversion SOP function into canonical SOP form and POS form into canonical POS form with example

Number Systems and Codes

Refer book- Modern Digital Electronics by RP Jain.

Thank You